mirror of
https://github.com/xmrig/xmrig.git
synced 2025-12-08 16:33:32 -05:00
Alder Lake and newer CPUs have exclusive L3 cache and benefit from more threads until L3+L2 is filled.
Alder Lake and newer CPUs have exclusive L3 cache and benefit from more threads until L3+L2 is filled.