1
0
mirror of https://github.com/xmrig/xmrig.git synced 2025-12-07 16:05:05 -05:00
Files
xmrig/src
Foudge 037abd7037 Correct L2 cache size calculation for Intel Core 2 family
This is a workaround for total L2 cache size calculation of Intel Core Solo, Core Duo, Core 2 Duo, Core 2 Quad and their Xeon homologue. These processors have L2 cache shared by 2 cores.

There is maybe more CPU with L2 shared cache, but I am sure that these models are concerned and they are not so numerous.
A better way would be to modify libcpuid to implement L2 cache counting.
2018-02-03 16:31:13 +01:00
..
2017-11-06 03:11:35 +03:00
2017-11-26 22:23:23 +03:00
2018-01-28 18:13:00 +01:00
2017-11-17 12:59:46 +03:00
2017-06-22 02:30:26 +03:00
2017-06-13 13:20:15 +03:00
2018-01-04 11:38:32 +07:00
2017-10-07 00:49:38 +03:00
2017-07-23 09:36:30 +03:00
2017-11-26 22:23:23 +03:00
2017-07-03 11:02:32 +03:00
2017-06-12 16:55:21 +03:00
2017-08-14 09:30:41 +03:00
2017-06-07 02:46:52 +03:00
2017-11-06 03:11:35 +03:00
2017-08-16 14:21:12 +03:00
2018-01-02 12:24:57 +07:00
2017-11-17 12:59:46 +03:00
2017-08-17 07:33:21 +03:00
2017-08-16 14:49:37 +03:00
2017-08-16 13:19:14 +03:00
2017-11-17 12:59:46 +03:00
2017-06-08 01:16:45 +03:00
2018-01-10 16:56:08 +07:00
2017-07-19 04:28:59 +03:00