mirrors/xmrig
1
0
Fork 1
mirror of https://github.com/xmrig/xmrig.git synced 2025-12-10 01:02:40 -05:00
Code Issues Projects Releases Wiki Activity

Added ASM code patching when loading

Browse Source 
For CNv2 variants with different iterations and memory size.
This commit is contained in:
SChernykh
2019-01-14 15:34:55 +01:00
parent 492449e9fb
commit 8b9d5cff91
19 changed files with 118 additions and 2034 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
src/crypto/asm/win64/cn_main_loop.S
View File

@@ -6,47 +6,26 @@
.global cnv2_mainloop_bulldozer_asm
.global cnv2_double_mainloop_sandybridge_asm
.global cn_half_mainloop_ivybridge_asm
.global cn_half_mainloop_ryzen_asm
.global cn_half_mainloop_bulldozer_asm
.global cn_half_double_mainloop_sandybridge_asm
ALIGN 16
cnv2_mainloop_ivybridge_asm:
#include "../cn2/cnv2_main_loop_ivybridge.inc"
ret 0
nop;nop;nop;nop;
ALIGN 16
cnv2_mainloop_ryzen_asm:
#include "../cn2/cnv2_main_loop_ryzen.inc"
ret 0
nop;nop;nop;nop;
ALIGN 16
cnv2_mainloop_bulldozer_asm:
#include "../cn2/cnv2_main_loop_bulldozer.inc"
#include "../cn2/cnv2_main_loop_bulldozer.inc"
ret 0
nop;nop;nop;nop;
ALIGN 16
cnv2_double_mainloop_sandybridge_asm:
#include "../cn2/cnv2_double_main_loop_sandybridge.inc"
ret 0
ALIGN 16
cn_half_mainloop_ivybridge_asm:
#include "../cn_half/cn_half_main_loop_ivybridge.inc"
ret 0
ALIGN 16
cn_half_mainloop_ryzen_asm:
#include "../cn_half/cn_half_main_loop_ryzen.inc"
ret 0
ALIGN 16
cn_half_mainloop_bulldozer_asm:
#include "../cn_half/cn_half_main_loop_bulldozer.inc"
ret 0
ALIGN 16
cn_half_double_mainloop_sandybridge_asm:
#include "../cn_half/cn_half_double_main_loop_sandybridge.inc"
ret 0
nop;nop;nop;nop;